Since the mid 90s the multidot memory has been of major interest in the research activities of emerging non-volatile memory devices [1, 2] . This memory concept is based on a layer of well separated Si or Ge nanocrystals (NCs) embedded in the transistor gate oxide substituting the floating gate of classical Flash-memory devices. Among various techniques for NCs fabrication [3] ion-beam synthesis (IBS) has been established as a versatile method to produce a high density (> 10 12 cm -2 ) of small (< 3 nm) Ge or Si NCs in thin gate oxides [4, 5] . Multidot memories likewise promise short programming / write times (t prog < 1 µs), low operating voltages (|V prog | n 10 V) as well as high endurance (10 9 cycles) with preferably long data retention [1, 6, 7] .
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Containing Gate Oxides with DRAM-Like Behavior V. Beyer, J. von Borany and A. Mücklich Since the mid 90s the multidot memory has been of major interest in the research activities of emerging non-volatile memory devices [1, 2] . This memory concept is based on a layer of well separated Si or Ge nanocrystals (NCs) embedded in the transistor gate oxide substituting the floating gate of classical Flash-memory devices. Among various techniques for NCs fabrication [3] ion-beam synthesis (IBS) has been established as a versatile method to produce a high density (> 10 12 cm -2 ) of small (< 3 nm) Ge or Si NCs in thin gate oxides [4, 5] . Multidot memories likewise promise short programming / write times (t prog < 1 µs), low operating voltages (|V prog | n 10 V) as well as high endurance (10 9 cycles) with preferably long data retention [1, 6, 7] .
In this paper, the write performance of Ge NCs containing gate oxides is investigated by means of MOS (metal-oxide-semiconductor) capacitors. It has been shown that under specific preparation conditions a self-organized, δ-like layer of Ge NCs close to the Si/SiO 2 interface (IF) is formed during IBS in thin SiO 2 films [8, 9] . For this case, where the charge transfer occurs in the direct tunneling (DT) regime, charging by holes (instead of electrons) offers the advantage of enhanced data retention due to the higher tunneling barrier φ b [10] . Thus, we studied the time dependence of hole charging under substrate accumulation conditions. The evaluation is based on capacitance-voltage (C-V) measurements of MOS capacitors which restrict the programming time to t prog ≥ 3 ms. To predict the write performance with respect to memory applications for much shorter times (t prog ~ µs), this experimental study will be accompanied by simulations using a physical / electrical model of the device structure.
The MOS capacitors were prepared as follows:
74 Ge + -ions (12 keV, 5 × 10 15 cm -2 ) were implanted at room temperature in a 20 nm thick thermally grown gate oxide on <100> p-type Si (ρ ~ 10 Ω cm). After a standard cleaning step in H 2 O 2 / H 2 SO 4 , rapid thermal annealing (RTA) was carried out at 950°C for 30 s in Ar to recover the damaged oxide and to form the Ge NCs. Afterwards, metal dots (A = 0.1 mm 2 ) were fabricated by Al-sputtering, photolithographic patterning and a 400°C, 15 min furnace anneal in N 2 .
The Ge profile and the corresponding NCdistribution in the gate oxide were characterized by Rutherford backscattering spectrometry (RBS) and transmission electron microscopy (TEM), respectively. The RBS measurements were obtained by 1.7 MeV He + ions at a scattering angle of 170° and an incident angle of 70° to improve the depth resolution. The TEM analysis was carried out on a Philips CM300 microscope operating at 300 kV. The C-V characteristics of the MOS capacitors were measured by a Keithley 590 CV analyzer at 100 kHz using a programmable external voltage source (Keithley 237). The measurement sequence is shown in Fig. 1 . The MOS devices were charged by negative square voltage pulses (-3 V ≥ V prog ≥ -8 V) with durations of 3 ms ≤ t prog ≤ 30 s. After 1 ms at the reference potential of 0 V, a read pulse was applied with |V read | < |V prog | for t read = t prog while the C-V data C(V read ) are recorded. V read is adjusted in such a way that at the beginning of the readcycle C(V read ) is about C FB (V FB,0 ) which avoids any influence of the reading process itself on the NCs charge state after programming. C FB denotes the flatband capacitance and V FB,0 the flatband voltage of the initial (uncharged) MOS capacitor. Thus, the flatband voltage shift -as a measure of the stored charge -is easily obtained as ∆V FB = V read -V FB,0 . Profiting by a short data retention (~ s) and the high endurance this procedure was repeated for each data point (V prog , t prog ).
To enable a calculation of the charging characteristics ∆V FB = f (V prog , t prog ), at first the size, density, and the position of the NCs had to be defined as input parameters for the transient model. Thus, the Ge profile and the corresponding NC distribution in the gate oxide were investigated by RBS and TEM, respectively. After annealing a significant redistribution of the initial (as-implanted) Ge profile towards the Si/SiO 2 -IF is obtained from RBS in Fig. 2 . A layer of separated Ge NCs forms in the oxide close to the IF as confirmed from TEM imaging (cf. Fig. 3 ). For the nearinterface NCs a mean size of d nc ≈ 2 nm and a density of N nc ~ 1 × 10 12 cm -2 as a lower limit can be deduced. For a total oxide thickness of ~ 23 nm the tunneling oxide thickness varies between ~ 1 and 2.5 nm. An upper limit of the NC density of N nc ~ 7 × 10 12 cm -2 can be deduced from RBS if the amount of near-interface Ge (1.3 × 10 15 cm -2 ) contributes completely to equal sized NCs of 2 nm diameter.
Based on a floating-gate-like approach [11, 12] (see Fig. 4 ) this structure is modeled as an oxide containing a narrow distribution of equalsized Ge NCs. The NCs are considered as an assembly of separated storage nodes with capacitan- ces towards the substrate and gate electrode C tox and C cox representing the tunnel-(TOX) and the control-(COX) oxide, respectively.
For negative programming voltages (V prog ) holes are transferred by a direct tunneling (DT) process from the accumulated p-Si substrate towards the Ge NCs (see a schematic band diagram in Fig. 5 ). V prog is limited to low electric fields (E ox < 4 MV/cm) to exclude Fowler-Nordheim (FN) injection of electrons or holes. Thus, the total current density simplifies to DT of holes J DT,h (see Refs. 14, 15)
where the transmission probability Θ tox for holes through the tunnel-oxide is given for a parabolic dispersion relation in the Wentzel-KramersBrillouin (WKB) approximation by [14, 16] ( ) ( ) and m ox,h = 0.32 m 0 as assumed for hole valence band tunneling in a semi-empirical approach by Lee and Hu [16] . As the effective charge density Q nc according to the whole capacitor surface is implicitly given by the integral over J DT [12] , the time dependent (transient) charging process of the NCs is calculated iteratively as
2 N nc presents the relative part of the capacitor area covered by Ge NCs. Equation (3) holds for small time increments ∆t, hence the potentials within the gate oxide do not change significantly between the time steps t i and t i+1 . The voltage drop across the tunneling oxide V tox depends on the coupling factor k, the NCs charge Q nc and the reduced applied gate voltage V' gate according to [12, 17] 
To the benefit of simplified equations the charge is centered at the interface between the NCs and the control-oxide as usually presumed for floatinggate devices [12] . Correspondingly ∆V FB (t) can be calculated using Q nc (t) from Eq. (3) by
From the physical point of view, the NCs are characterized by their size d nc , the dielectric permittivity ε nc • ε Ge , the density N nc and their position with respect to the Si/SiO 2 -IF, i.e. d tox . The latter one has the strongest influence on the charging properties. Due to the statistic processes of ion beam mixing at the Si/SiO 2 -IF, phase separation and Ge redistribution during IBS, the spatial distribution of NCs is characterized by a variable distance of the NCs to the Si-substrate, i.e. each d tox corresponds to a number of NCs with different values of Q nc (t) and J DT . In the calculation this effect has been taken into account using a normalized Gaussian distribution of d ox with a spread of σ.
Based on the structural parameters and the described theoretical model the programming characteristics ∆V FB = f (V' gate , σ, t) have been calculated and compared with experimental data, i.e. ∆V FB = f (V prog , t prog ) (Fig. 6) . For the simulations d nc = 2 nm and N nc = 3 × 10 12 cm -2 have been used which leads to R nc ≈ 10 %. For these values a V FBshift of -7 V corresponds to ~ 2.5 holes per NC at an average. Assuming a fixed d tox without any spread (i.e. σ = 0 nm) the simulations result in programming characteristics with a significant stronger slope (dotted lines) compared to the measured data points in a semi-log plot (see Fig. 6(a) ). For increasing σ the slope becomes weaker as presented for d tox = 2.5 nm in Fig. 6 (a) (straight lines).
A fit of the measured data leads to a value of d tox = 1.6 nm with σ = 0.5 nm in reasonable agreement with the TEM results, which holds for all programming voltages (Fig. 6(b) ). near-interface Ge NCs embedded in thin gate oxides. As due to the small distance of the NCs to the Si-substrate the charge holds just for seconds or minutes, this device shows more DRAM-like than non-volatile behavior.
Moreover, the high sensitivity of ∆V FB to the value of d tox (cf. Fig. 6(a) ) allows an extraction of structural parameters of the NCs layer in the oxide by fitting the experimental measured charge characteristics. In particular the distribution of the NCs with respect to their distance to the Si/SiO 2 -IF can be precisely determined. Recently, the results of the transient calculations presented in this paper were clearly confirmed by dark-field imaging in the scanning mode of TEM (STEM), see Fig. 7 . Using a high-angle annular dark-field (HAADF) detector, a significantly improved Z-contrast of the Ge NCs is obtained compared to conventional bright-field imaging. From Fig. 7 , the size of the NCs next to the Si/SiO 2 -IF can be determined to d nc ≈ 2 nm and the tunneling distance to d tox -1.5 nm ≤ 2 nm at an average which is in an excellent agreement to d tox = (1.6 ± 0.5) nm as deduced from the calculation.
In summary, a transient model of charging of gate oxides containing a NC layer close to the Si/SiO 2 -IF has been developed. The close agreement between the calculated write characteristics and the experimental data clearly confirms the validity of the floating-gate like approach with DT as the dominant charge transfer process. The investigated structures enable short programming times and low operating voltages offering promising options for new multidot memory devices. In addition, the simulation of the experimental write characteristics allows to determine precisely the position of embedded storage nodes (here the Ge NCs) with respect to the Si/SiO 2 -IF which is a crucial physical parameter for the charge storage behavior of the memory.
